## BEST AVAILABLE COPY

Application No.: 10/643,788

### **AMENDMENTS**

### In The Claims:

- 1. (currently amended) A chip package structure, comprising:
- a glass substrate having a substrate surface;
- a circuit layer on said substrate surface, wherein said circuit layer includes a plurality of first bonding pads and a plurality of second bonding pads on a surface of said circuit layer;
- at least a die having an active surface and a back side, wherein said die includes a plurality of die pads on said active surface;
- a plurality of bumps, wherein each of said bumps connects one of said die pads with one of said first bonding pads; and
  - a plurality of contacts disposed on said second bonding pads.: and
    an insulated material applied between said circuit layer and said die.

#### Claim 2. (canceled)

- 3. (original) The chip package structure of claim 1, wherein said circuit layer is a patterned conductive layer, which forms said first bonding pads and said second bonding pads.
- 4. (original) The chip package structure of claim 1, wherein said circuit layer includes a plurality of patterned conductive layers, at least a dielectric layer and at least a conductive via, said conductive layers are set on said substrate surface, said dielectric layer is set between said conductive layers, said conductive via penetrating through said dielectric layer electrically

# BEST AVAILABLE COPY

**Application No.: 10/643,788** 

Docket No.: JCLA9912

connects said conductive layers, and one of said conductive layers farthest from said glass substrate forms said first bonding pads and said second bonding pads.

- 5. (original) The chip package structure of claim 1, wherein said contacts are balls or pins.
- 6. (original) The chip package structure of claim 1, further comprising at least an active device inside said circuit layer and disposed on said substrate surface.
- 7. (original) The chip package structure of claim 1, further comprising at least a passive device inside said circuit layer.
- 8. (original) The chip package structure of claim 1, further comprising at least a passive device on the surface of said circuit layer.
- 9. (original) The chip package structure of claim 1, further comprising a heat-conducting layer on said back side of said die.
- 10. (original) The chip package structure of claim 9, wherein said heat-conducting layer is a heat spreader or a conducting paste layer.
- 11. (original) The chip package structure of claim 10, further comprising a carrier, wherein said carrier includes a carrier surface, at least a first carrier pad and a plurality of second carrier pads, and said die connects to said first carrier pad via said heat-conducting layer, and said contacts respectively connect to said second carrier pads.

Application No.: 10/643,788

Docket No.: JCLA9912

- 12. (original) The chip package structure of claim 10, wherein said heat-conducting layer includes electrically conductive material, and said first carrier pad is a ground pad so that said die is electrically coupled to said first carrier pad via said heat-conducting layer.
  - 13. (original) A chip package structure, comprising
  - a glass substrate having a substrate surface;
- a circuit layer on said substrate surface, wherein said circuit layer includes a plurality of first bonding pads and a plurality of second bonding pads on the surface of said circuit layer;
- at least a die having an active surface and a back side, wherein said back side of said die is set on said circuit layer and said die includes a plurality of die pads on said active surface;
- a plurality of conducting wires, wherein each of said conducting wire connects one of said die pads with one of said first bonding pads; and
  - a plurality of contacts disposed on said second bonding pads.
- 14. (original) The chip package structure of claim 13, further comprising an insulated material covering said die and said conducting wires.
- 15. (original) The chip package structure of claim 13, wherein said circuit layer is a patterned conductive layer, which forms said first bonding pads and said second bonding pads.
- 16. (original) The chip package structure of claim 13, wherein said circuit layer includes a plurality of patterned conductive layers, at least a dielectric layer and at least a conductive via, said conductive layers are set on said substrate surface, said dielectric layer is set between said conductive layers, said conductive via penetrating through said dielectric layer electrically

# BEST AVAILABLE COPY

**Application No.: 10/643,788** 

Docket No.: JCLA9912

connects said conductive layers, and one of said conductive layers farthest from said glass substrate forms said first bonding pads and said second bonding pads.

- 17. (original) The chip package structure of claim 13, wherein said contacts are balls or pins.
- 18. (original) The chip package structure of claim 13, further comprising at least an active device inside said circuit layer and above said substrate surface.
- 19. (original) The chip package structure of claim 13, further comprising at least a passive device inside said circuit layer.
- 20. (original)The chip package structure of claim 13, further comprising at least a passive device on the surface of said circuit layer.

Claim 21-29 (canceled)